INFORMATION DISCLOSURE STATEMENT BY APPLICANT Sheet 1 of 2	Application Number: 10/768,754 Filing Date: January 26, 2004 First Named Inventor: Adrian STOICA, et al. Group Art Unit: Unknown Examiner Name: Unknown Attorney Docket Number: NPO-20535-2-CU

PTO/SB/08A (08-03)
MAY 27 2004
PATENT & TRADEMARK OFFICE

Examiner Initials	NON PATENT LITERATURE DOCUMENTS
	BENNETT, F. III, et al. "Evolution of a 60 decibel Op Amp Using Genetic Programming", *First Int'l. Conf. On Evolvable Systems*, Springer-Verlag, Japan, 1996, pp. 455-469.
	FLOCKTON, STUART J., et al., "Intrinsic Circuit Evolution Using Programmable Analogue Arrays," *Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware*, Springer-Verlag, Switzerland, 1998, pp. 144-153.
	IBA, HITISHI, et al., "Machine Learning Approach to Gate-Level Evolvable Hardware," *Proc. Of the First Int'l. Conf. On Evolvable Systems*, Springer-Verlag, Japan, 1996, pp. 327-343.
	KAJITANI, ISAMU, et al., "A gate-level Ettw Chip: Implementing GA operations and reconfigurable hardware on a single LSI," *Proc. Of the Second Int'l. Conf. On Evolvable Sytems: From Biology to Hardware*, Springer-Verlag, Berlin, 1998, pp. 1-12.
	KOZA, JOHN R., et al., "Reuse, Parameterized Reuse, and Hierarchical Reuse of Substructures in Evolving Electrical Circuits Using Genetic Programming," *Proc. Of the First Int'l. Conf. On Evolvable Systems*, Springer-Verlag, Japan, 1996, pp. 312-326.
	KOZA, JOHN R., et al., "Automated WYWIWYG Design of Both the Topology and Component Values of Electrical Circutis Using Genetic Programming," *Proc. Of the First Annual Genetic Programming Conference*, MIT Press, Cambridge MA, 1996, pp. 123-131.
	KOZA, JOHN R. et al., "Automated Synthesis of Analog Electrical Circuits by Means of Genetic Programming," *IEEE Transaction on Evolutionary Computation*, Vol. 1, No. 2, 1997, pp. 109-128.
	LOHN, JASON D., et al., "Automated Analog Circuit Synthesis Using a Linear Representation," *Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware*, Springer-Verlag, Berlin, 1998, pp. 125-133.
	MURAKAWA, MASAHIRO, et al., "Analogue EHW Chip for Intermediate Frequency Filters," *Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware*, Springer-Verlag, Berlin, 1998, pp. 143-143.
	STOICA, ADRIAN, "On Hardware Evolvability and Levels of Granularity," *International Conference On Intelligent Systems and Semiotics*, NIST, Gaithersburg VA, September 1997, pp. 244-247.
	THOMPSON, ADRIAN, "Silicon Evolution," *Proc. Of the First Annual Genetic Programming Conference*, MIT Press, Cambridge MA, 1996, pp. 444-452.
	THOMPSON, ADRIAN, "On the Automatic Design of Robust Electronics Through Artificial Evolution," *Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware*, Springer-Verlag, Switzerland, 1998, pp. 13-24.
	THOMPSON, ADRIAN, "An evolved circuit, intrinsic in silicon, entwined with physics," *Proc. Of the First Int'l. Conf. On Evolvable Systems*, Springer-Verlag, Japan, 1996, pp. 390-405.

Examiner's Signature: [signature] | Date Considered: 6/5/06

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT Sheet 2 of 2	Application Number: 10/768,754 Filing Date: January 26, 2004 First Named Inventor: Adrian STOICA, et al. Group Art Unit: Unknown Examiner Name: Unknown Attorney Docket Number: NPO-20535-2-CU

Examiner Initials	NON PATENT LITERATURE DOCUMENTS
?	ZEBULUM, RICHARD S., et al., "Evolvable Systems in Hardware Design: Taxonomy, Survey and Applications," *Proc. Of the First Int'l. Conf. On Evolvable Systems*, Springer-Verlag, Japan, 1996, pp. 344-358.
?	ZEBULUM, RICHARD S., et al., "Analog Circuits Evolution in Extrinsic and Intrinsic Modes," *Proc. Of the Second Int'l. Conf. On Evolvable Systems: From Biology to Hardware*, Springer-Verlag, Berlin, 1998, pp. 154-165.

Examiner's Signature: [signature] Date Considered: 6/5/06

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

LIST OF PRIOR ART CITED BY APPLICANT

(Use several sheets if necessary)

Attorney Docket No.: NPO-20535-2-CU Serial No.: To be Assigned

Applicant(s): Adrian STOICA, et al.

Filing Date: Herewith Group: Unknown

U. S. PATENTS

Initials	Patent No	Issue Date	Name	Class	Subclass	Filing Date
✓	US-5,258,947	11-02-1993	SOURGEN	365	96	12-07-1990
✓	US-5,677,691	10-14-07	HOSTICKA ET AL.	341	155	06-25-1993
✓	US-5,705,938	01-06-1998	KEAN	326	39	09-05-1995
✓	US-5,867,397	02-02-1999	KOZA ET AL.	364	489	02-20-1996
✓	US-5,897,628	04-27-1999	KITANO	706	13	09-10-1996
✓	US-5,959,871	09-28-1999	PIERZCHALA ET AL.	364	489	12-22-1994
✓	US-5,970,487	10-19-1999	SHACKLEFORD ET AL.	707	6	08-13-1997
✓	US-6,360,191	03-19-2002	KOZA ET AL.	703	6	01-05-1999
✓	US-6,363,517	03-26-2002	LEVI ET AL.	716	16	06-17-1999
✓	US-6,363,519	03-26-2002	LEVI ET AL.	716	16	06-17-1999
✓	US-6,378,122	04-23-2002	LEVI ET AL.	716	16	06-17-1999

FOREIGN PATENT DOCUMENTS

Initials	Document Number	Date	Country	Name	Translation? (Yes/No/n/a)

Initials	Other Documents (Title, Author, Date, Pages, Etc., if known)
✓	Augusto, Soares J.A., and Almeida, Beltran C.F., "Analog Fault Diagnosis in Nonlinear DC Circuits with an Evolutionary Algorithm," *IEEE*, July 2000, pp. 609-616.
✓	Layzell, Paul, "A New Research Tool for Intrinsic Hardware Evolution," Second International Conference, *ICES98*, Lausanne, Switzerland, Springer, September 23-25, 1998, pp. 47-56.

Examiner's Signature: [signature] Date Considered: 6/5/04

Initial if reference was considered, whether or not citation with MPEP. Mark through citation if not considered. Include a copy of this citation form with your next correspondence to the Applicant(s).

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	Attorney Docket No.: NPO-20535-2-CU Serial No.: To be Assigned
LIST OF PRIOR ART CITED BY APPLICANT *(Use several sheets if necessary)*	Applicant(s): Adrian STOICA, et al.
	Filing Date: Herewith Group: Unknown

U. S. PATENTS

Initials	Patent No	Issue Date	Name	Class	Subclass	Filing Date

FOREIGN PATENT DOCUMENTS

Initials	Document Number	Date	Country	Name	Translation? (Yes/No/n/a)

Initials	Other Documents (Title, Author, Date, Pages, Etc., if known)
✓	Perkowski, M. Chebotarev, A., and Mishchenko, A., "Evolvable Hardware or Learning Hardware? Induction of State Machines from Temporal Logic Constraints," *Proceedings of the First NASA/DoD Workshop*, July 19-21, 1999, pp. 129-138.
✓	Stoica, Adrian, "Reconfigurable Transistor Arrays for Evolvable Hardware," NASA Tech Brief, Vol. 25, No. 2, Item # from JPL New Technology Report NPO-20078, July 26, 1996, pp5a.
✓	Stoica, Adrian, "Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvabale Space," *IEEE*, May 2000, pp. 1-9.
✓	Stoica, Adrian, "Toward Evolvable Hardware Chips: Experiments with a Programmable Transistor Array," *IEEE*, April, 1999, pp. 1-7.
✓	Stoica, A., Keymeulen, D., Duong, V., and Salazar-Lazaro, C., "Automatic Synthesis and Fault-Tolerant Experiments on an Evolvable Hardware Platform," *IEEE*, October 2000, pp. 465-471.
✓	Stoica, A., Keymeulen, D., Salazar-Lazaro, C., Li, W., Hayworth, K., and Tawerl, R., "Toward On-board Synthesis and Adaption of Electric Functions: An Evolvable Hardware Approach," *IEEE*, Vol. 2, March, 1999, pp. 351-357.
✓	Stoica, A., Keymeulen, D., Tawel, R., Salazar-Lazaro, C., and Li, W., "Evolutionary experiments with a fine-grained reconfigurable architecture for analog and digital CMOS circuits," *Evolvable Hardware '99: Proceedings of the First NASA/DoD Workshop on Evolvable Hardware*, Pasadena, CA, July 19-21, 1999.
✓	Stoica, A., Salazar-Lazaro, C., and Tawel, R., "Evolvable Electronic Systems," *1998 Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD) Conference*, Pasadena, CA, September 15-16, 1998.

Examiner's Signature: [signature] Date Considered: 6/5/06

Initial if reference was considered, whether or not citation with MPEP. Mark through citation if not considered. Include a copy of this citation form with your next correspondence to the Applicant(s).

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	Attorney Docket No.: NPO-20535-2-CU Serial No.: To be Assigned
LIST OF PRIOR ART CITED BY APPLICANT *(Use several sheets if necessary)*	Applicant(s): Adrian STOICA, et al.
	Filing Date: Herewith Group: Unknown

U. S. PATENTS

Initials	Patent No	Issue Date	Name	Class	Subclass	Filing Date

FOREIGN PATENT DOCUMENTS

Initials	Document Number	Date	Country	Name	Translation? (Yes/No/n/a)

Initials	Other Documents (Title, Author, Date, Pages, Etc., if known)
2	Stoica, A., Keymeulen, D., Zebulum, R., Thakoor, A., Daud, T., Klimeck, G., Jin, Y., Tawel, R., and Duong, V., "Evolution of analog circuits on Field Programmable Transistor Arrays," *IEEE*, July, 2000, pp. 1-10.
3	Stoica, A., Klimeck, G., Salazar-Lazaro, C., Keymeulen, D., and Thakoor, A., "Evolutionary Design of Electronic Devices and Circuits," *Evolutionary Computation, Proceedings of the 1999 Congress*, Washington, D.C., July 6-9, 1999, pp. 1271-1278.
4	Zebulum, R., Pacheco, M., "Evolvable Hardware: On the Automatic Synthesis of Analog Control Systems," *IEEE*, March, 2000, pp. 451-463.
7	Zebulum, R., Stoica, A., and Keymeulen, D., "A Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution," *3rd International Conference of Evolvable Systems, ICES2000*, Edinburgh, Scotland, April, 2000.

Examiner's Signature:	Date Considered: 6/15/06

Initial if reference was considered, whether or not citation with MPEP. Mark through citation if not considered. Include a copy of this citation form with your next correspondence to the Applicant(s).